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I. INTRODUCTION
ZigBee is a novel wireless technique based on the IEEE 802.15.4 wireless personal area network (WPAN) standard [1] , which primarily aims at a low data rate, low cost, and low power wireless communication. The physical (PHY) layer and media access control (MAC) layer of ZigBee follow [1] , and the application layer and the security layer are specified by ZigBee Alliance. 1 The major applications of ZigBee are focused on sensor and automatic control, such as personal medical assistance, industrial control, home automation [2] , remote control, and monitoring. It is particularly suitable for biotelemetry applications because of low power consumption, e.g., the personal medical monitoring device for senior citizens. Rather than the traditional wired monitoring equipment, the biotelemetry techniques, e.g., [3] - [5] and [6] , allow electrical isolation from data processing device and power lines [7] . Fig. 1 shows the application of using ZigBee transceivers in the personal medical scenario. The ZigBee transceiver can be installed in the personal medical assistance device carried by the subject. These devices monitor the subject's physiological parameters and transmit these data to an indoor base station for further processing. Once the emergency is detected, the computer can alarms the medical emergency network immediately.
According to the transmitting frequency, the physical layer of the ZigBee can be distinguished into 2.4-GHz mode and 868/915-MHz mode (868 MHz for North American and 915 MHz for Europe). The data rate and the modulation scheme for these two modes are different. Owing to the demand of low data rate and simple modulation scheme, the ZigBee using 868/915-MHz band possesses the edge of the cost over the ZigBee using 2.4-GHz band. This paper presents a ZigBee modulator/demodulator in the transceiver for personal medical assistance using 868/915-MHz band. The specifications of data rate and frequency band are summarized in Table I [10] . ZigBee utilizes the direct sequence spread spectrum (DSSS) technique, where every bit is spread as 15 chips. Hence, the chip rate is 15 times of the bit rate.
II. ZIGBEE TRANSCEIVER FOR 868/915-MHZ BAND Fig. 2 depicts the structure of the ZigBee physical layer protocol data unit (PPDU) packet. The preamble field, which contains 32 bits "0," is for the packet detection and the synchronization in the receiver. The start of frame delimiter (SFD) field denotes the start of the packet data. The frame length field indicates the number of octets of the physical layer service data unit (PSDU). The PSDU conveys the payload of the packet. by the proposed demodulator. The PSDU from MAC is modulated by the proposed modulator, and the resultant PPDU packet is transmitted by the RF transmitter. The details of each block are described in the following text.
A. Proposed ZigBee Modulator
The proposed ZigBee Tx in Fig. 3 is based on [1] , and its detailed block diagram is shown in Fig. 4 . The PPDU packet is composed of the PSDU from MAC and the header added by the header insertion stage. The differential encoder stage encodes the PPDU packet for error correction and generates the data symbol sequence fSng, where S n 2 f01; +1g. The symbol-to-chip stage performs the direct sequence spread spectrum (DSSS), where each symbol is mapped into a 15-chip pseudo-random noise (PN) sequence. The symbol "01" and "+1" are mapped into a PN sequence, P N minus and P N plus, respectively, as shown in Table II . The spread data are modulated by the binary phase shift keying (BPSK) modulation. The modulated signal goes along with the pulse shaping stage to reduce the inter-symbol interference (ISI). The resultant signal is transmitted by the RF transmitter.
B. Proposed ZigBee Demodulator
Fig . 5 shows the block diagram of the ZigBee Rx. The packet detector discriminates whether the incoming signal is data or noise. It enables the following stage if the incoming signal is determined to be data. Each 15-chip PN sequence is sampled to be 60 samples by the ADC. The energy detector is in charge of positioning the chips from the samples. The frequency estimation block computes the frequency offset from samples and corrects the frequency of local oscillator by returning a control signal. The time synchronization indicates the start of each PPDU packet. With the acknowledgement of the start of the packet, the differential decoder proceeds to decode the packet. The confirm SFD stage acquires the length of the PSDU and notifies the MAC layer of receiving the PSDU from the receiver.
1) Packet Detector:
The absolute value of I sample and Q sample are accumulated for certain time interval. If the accumulated value is greater than a predefined threshold, the incoming signal is determined as data. This threshold is derived from detailed system simulations.
2) Energy Detector: The energy detector derives the positions of the chips from I sample and Q sample . The detailed block diagram of the energy detection is shown as Fig. 6 . For the sake of simplicity, Fig. 6 only shows the processing of I sample . The amplitude of each incoming samples is computed and sent to the accumulators (ACCs) sequentially. In order to reduce the complexity and power consumption, the computation of the amplitude is realized by taking the absolute value instead of the square. The Decision block finds the maximum value among the results of accumulations after a certain time interval and choose the data path with the maximum value as the chip sequence. Thus, the sample sequence is downsampled to be a chip sequence. 
3) Frequency Estimation:
The frequency estimation consists of two phases: coarse and fine estimation. The frequency estimation stage performs similar operations in these two phases such that the hardware can be reused. In the coarse phase, the frequency estimation stage calculates the average phase rotation of 128 pairs of I sample and Q sample . Then, it corrects the frequency of the local oscillator by returning an 8-bit control signal. In the fine phase, it uses I chip and Q chip , which are derived from I sample and Q sample by the energy detector, to calculate the average phase rotation and send an 8-bit control signal to the local oscillator.
4) Time Sync:
The time sync stage performs the synchronization and the despreading function to convert the chip sequence into bit sequence. Since the preamble of the PPDU packet is designed to facilitate the synchronization, we can exploit this feature in the time sync stage. The preamble contains four octets of "0," and each "0" is spread as the PN sequence P N minus as shown in Table II . Conversely, the despreading process can be done in the Rx by recognizing each PN sequence from the received data. Such a procedure can be realized by estimating the correlation between the chip sequence and P N minus, which can be expressed as follows: 
where yi is the received chip sequence, and wi represents the P N minus with zero padding. The k is the quotient of i divided by 15 (bi=15c). The d opt is the index d with the maximum"(d), which indicates the correct start of each P N minus in the preamble. Hence, the chip sequence can be despread to be a bit sequence with the acknowledgement of dopt.
The time sync block utilizes the matched filter to estimate the correlation [9] . The detailed block diagram is shown as Fig. 7 . The sum of the matched filters are accumulated through accumulator ACC 0 to ACC 14 sequentially. The decision circuit finds the maximum from accumulators and generates the d opt .
5) Confirm SFD:
The confirm SFD stage determines the frame length by acquiring the SFD field of the PPDU packet and acknowledges the MAC layer to receive the PSDU by sending an alarm signal. Fig. 8 . The measurement is performed by Agilent 93000 SOC Series. The setup of the measurement follows the specification in [1] , where the PSDU of each PPDU packet is set to be 20 bytes random numbers. Fig. 9 shows the comparison between simulation waveforms and measurement waveforms of the frequency estimation function, which shows the measured results exactly match the simulated results. Fig. 10 shows the measured PER of the proposed prototype, where the PER is less than 1% at SNR of 5 dB when the frequency offset of a symbol (1 symbol = 15 chips), 1f , is +80 p/m 080 p/m. Fig. 11(a) shows the Shmoo plot of the modulator, which shows the maximum clock rate of the modulator is 47 MHz. Meanwhile, Fig. 11(b) shows the Shmoo plot of the demodulator, which shows the maximum clock rate of the demodulator is 35 MHz. The measured power consumption of modulator/demodulator at the clock rate of 2.4 MHz is 107 and 144 W, respectively. The specifications of the proposed ZigBee modulator/demodulator is summarized in Table III. IV. CONCLUSION In this paper, an architecture as well as hardware implementation of low power ZigBee modulator/demodulator for 868/915-MHz band is presented. The proposed ZigBee modulator/demodulator adopts the relatively simple algorithm to achieve the goal of low power and low hardware complexity without sacrificing the performance. Hence, the overall power consumption of the proposed transceiver is merely 251W, and the area is 0.16 mm 2 .
